

PATENT NUMBER

<p>Q.I.P.E.</p> <p>AG 48</p> <p>SCANNED <u>WWW</u> Q.A. <u>10/4/11</u></p>	<p>PATENT DATE</p>
--	--------------------

APPLICANTS

Circuit for measuring on-chip power supply integrity

37111

PTO-2040
12/99

ISSUING CLASSIFICATION								
ORIGINAL				CROSS REFERENCE(S)				
CLASS		SUBCLASS		CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)			
INTERNATIONAL CLASSIFICATION								

☐ Continued on Issue Slip Inside File Jacket

<input type="checkbox"/> TERMINAL DISCLAIMER <input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed. <input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent. No. _____ _____ _____	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
	_____ (Assistant Examiner) (Date) _____ (Primary Examiner) (Date) _____ (Legal Instruments Examiner) (Date)			NOTICE OF ALLOWANCE MAILED	
				ISSUE FEE	
				Amount Due	Date Paid
<input type="checkbox"/> The terminal ____ months of this patent have been disclaimed.				ISSUE BATCH NUMBER	

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

(FACE)